WiredTiger allocates 50% of (RAM - 1 GB) to its internal data cache. Writes modify in-memory pages and append redo mutations to the journal; dirty pages are reconciled to disk data files on periodic 60-second checkpoints.
If dirty cache exceeds 20% or total cache exceeds 80%, aggressive foreground thread eviction triggers, inducing severe application latency spikes.